Posted 12 March 2011 - 05:46 AM
The JEDEC specifications report the SPD data of what timings the memory requires for each speed it is rated to run at. So the memory can run at 200MHz (JEDEC#1), 266MHz (JEDEC#2) and 333MHz (JEDEC#3), and the timings for each JEDEC # relate to the speed that also has the same #. The clock for 333MHz DDR is 166MHz, so everything seems normal.
Top 5 things that never get done: